Please use this identifier to cite or link to this item:
|Title:||Hardware Architecture for a Bit-Serial Odd-Even Transposition Sort Network with On-The-Fly Compare and Swap||Authors:||Akkad, Ghattas
Hassan, Bachar El
|Affiliations:||Department of Computer Engineering
Department of Computer Engineering
|Subjects:||Embedded systems (Computer systems)||Issue Date:||2019||Part of:||Applications in Electronics Pervading Industry, Environment and Society.||Start page:||145||End page:||154||Conference:||International Conference on Applications in Electronics Pervading Industry, Environment and Society (11-13 September 2019 : Pisa, Italy)||Abstract:||
Sorting algorithms are computationally expensive routines frequently executed on modern computers and embedded systems. Implementing sorting algorithms on dedicated hardware can contribute significantly to the overall execution time of the processes and applications embodying them. However, such algorithms are known to suffer from a trade off between convergence time and computational complexity. Consequently, this causes performance degradation i.e. bottleneck, when implemented on dedicated hardware with limited resources. In this respect, this paper proposes a novel sequential hardware architecture for a bit-serial Odd-Even transposition sorting network with on-the-fly compare and swap, on field programmable gate array (FPGA). In contrast to the classical parallel-data architecture, which operates on N data bits, this implementation significantly minimizes resource utilization while offering higher clock frequency, on the fly compare and swap and preserving O(N) performance complexity. Simulation and synthesis results demonstrates that the proposed architecture is parallel, minimal in size, can operate on much larger arrays for a reference area size, can be easily expanded, and can achieve higher operating frequency.
|URI:||https://scholarhub.balamand.edu.lb/handle/uob/599||Ezproxy URL:||Link to full text||Type:||Conference Paper|
|Appears in Collections:||Department of Computer Engineering|
Show full item record
checked on May 8, 2021
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.