Please use this identifier to cite or link to this item:
Title: Hardware implementation of a fault-tolerant Hopfield Neural Network on FPGAs
Authors: Clemente, Juan Antonio
Mansour, Wassim
Ayoubi, Rafic 
Serrano, Felipe
Mecha, Hortensia
Ziade, Haissam
El Falou, Wassim
Velazc, Raoul
Affiliations: Department of Computer Engineering 
Keywords: Artificial Neural Network (ANN)
Hopfield Neural Network (HNN)
Single Event Upset (SEU)
Single Event Transient (SET)
Fault tolerance
Subjects: FPGA
Issue Date: 2016
Part of: Journal of neurocomputing
Volume: 171
Start page: 1606
End page: 1609
This letter presents an FPGA implementation of a fault-tolerant Hopfield Neural Network (HNN). The robustness of this circuit against Single Event Upsets (SEUs) and Single Event Transients (SETs) has been evaluated. Results show the fault tolerance of the proposed design, compared to a previous non-fault-tolerant implementation and a solution based on triple modular redundancy (TMR) of a standard HNN design.
DOI: 10.1016/j.neucom.2015.06.038
Ezproxy URL: Link to full text
Type: Journal Article
Appears in Collections:Department of Computer Engineering

Show full item record


checked on May 1, 2021

Google ScholarTM


Dimensions Altmetric

Dimensions Altmetric

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.