Please use this identifier to cite or link to this item:
|Title:||FPGA hardware architecture for stereoscopic image compression based on block matching, watermarking and hamming code||Authors:||Akkad, Ghattas
Hassan, Moustapha El
|Affiliations:||Department of Computer Engineering
Department of Electrical Engineering
Department of Computer Engineering
|Keywords:||Data compression--Data compression--Data compression
Stereo image processing
|Subjects:||Field programmable gate arrays||Issue Date:||2016||Publisher:||IEEE||Part of:||2016 International Image Processing, Applications and Systems (IPAS)||Conference:||International Image Processing, Applications and Systems Conference (5-7 November 2016 : Hammamet, Tunisia)||Abstract:||
Image compression and size reduction increases the number of images stored on a memory space and reduces bandwidth consumption while increasing transmission speed on a communication channel. Images can be compressed and decompressed using different methods and algorithms. With the vast increase of quality and size, dedicated processors with parallel processing blocks such as FPGAs are mainly targeted to implementing faster processing circuits and algorithms. This paper proposes FPGA hardware architecture for a stereoscopic image compression algorithm based on block matching, watermarking and Hamming code.
|URI:||https://scholarhub.balamand.edu.lb/handle/uob/572||DOI:||10.1109/IPAS.2016.7880065||Ezproxy URL:||Link to full text||Type:||Conference Paper|
|Appears in Collections:||Department of Computer Engineering|
Show full item record
checked on May 1, 2021
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.