Please use this identifier to cite or link to this item:
Title: FPGA implementation of generalized maximal ratio combining receiver diversity
Authors: Ayoubi, Rafic 
Daba, Jihad S. 
Minkara, Rania
Affiliations: Department of Computer Engineering 
Department of Electrical Engineering 
Keywords: Femto-internet cells
Generalized maximal ratio combining
Lyapunov fractal dimension
Pipelining technique
Wireless SIMO channels
Subjects: Field programmable gate arrays
Issue Date: 2010
Part of: International journal of electronics and communication engineering
Volume: 4
Issue: 8
Start page: 912
End page: 916
In this paper, we study FPGA implementation of a novel supra-optimal receiver diversity combining technique, generalized maximal ratio combining (GMRC), for wireless transmission over fading channels in SIMO systems. Prior published results using ML-detected GMRC diversity signal driven by BPSK showed superior bit error rate performance to the widely used MRC combining scheme in an imperfect channel estimation (ICE) environment. Under perfect channel estimation conditions, the performance of GMRC and MRC were identical. The main drawback of the GMRC study was that it was theoretical, thus successful FPGA implementation of it using pipeline techniques is needed as a wireless communication test-bed for practical real-life situations. Simulation results showed that the hardware implementation was efficient both in terms of speed and area. Since diversity combining is especially effective in small femto- and picocells, internet-associated wireless peripheral systems are to benefit most from GMRC. As a result, many spinoff applications can be made to the hardware of IP-based 4th generation networks.
Open URL: Link to full text
Type: Journal Article
Appears in Collections:Department of Computer Engineering

Show full item record

Record view(s)

checked on Oct 15, 2021

Google ScholarTM


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.